PIC18F6410-I/PT【PDF 50/411 页】IC PIC MCU FLASH 8KX16 64TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3840

46页 47页 48页 49页 [50页]51页 52页 53页 54页

2010-2012 Microchip Technology Inc.

DS39977F-page 143

PIC18F66K80 FAMILY

8.6

Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in

Configuration Words. External read and write

operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the

internal data EEPROM regardless of the state of the

code-protect Configuration bit. Refer to Section 28.0

“Special Features of the CPU”

for additional

information.

8.7

Protection Against Spurious Write

There are conditions when the device may not want to

write to the data EEPROM memory. To protect against

spurious EEPROM writes, various mechanisms have

been implemented. On power-up, the WREN bit is

cleared. In addition, writes to the EEPROM are blocked

during

the

Power-up

Timer

period

(TPWRT,

Parameter 33).

The write initiate sequence, and the WREN bit

together, help prevent an accidental write during

brown-out, power glitch or software malfunction.

8.8

Using the Data EEPROM

The data EEPROM is a high-endurance, byte-

addressable array that has been optimized for the

storage of frequently changing information (e.g., pro-

gram variables or other data that are updated often).

Frequently changing values will typically be updated

more often than Parameter D124. If this is not the case,

an array refresh must be performed. For this reason,

variables that change infrequently (such as constants,

IDs, calibration, etc.) should be stored in Flash program

memory.

A simple data EEPROM refresh routine is shown in

Example 8-3.

EXAMPLE 8-3:

DATA EEPROM REFRESH ROUTINE

Note:

If data EEPROM is only used to store

constants and/or data that changes often,

an array refresh is likely not required. See

Parameter D124.

CLRF

EEADR

; Start at address 0

CLRF

EEADRH

;

BCF

EECON1, CFGS

; Set for memory

BCF

EECON1, EEPGD

; Set for Data EEPROM

BCF

INTCON, GIE

; Disable interrupts

BSF

EECON1, WREN

; Enable writes

LOOP

; Loop to refresh array

BSF

EECON1, RD

; Read current address

MOVLW

55h

;

MOVWF

EECON2

; Write 55h

MOVLW

0AAh

;

MOVWF

EECON2

; Write 0AAh

BSF

EECON1, WR

; Set WR bit to begin write

BTFSC

EECON1, WR

; Wait for write to complete

BRA

$-2

INCFSZ

EEADR, F

; Increment address

BRA

LOOP

; Not zero, do it again

INCFSZ

EEADRH, F

; Increment the high address

BRA

LOOP

; Not zero, do it again

BCF

EECON1, WREN

; Disable writes

BSF

INTCON, GIE

; Enable interrupts

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式